# Circuit Complexity:

## from the Worst Case to the Average Case

(extended abstract)

Andreas Jakoby\* Rüdiger Reischuk Christian Schindelhauer

Technische Hochschule Darmstadt<sup>†</sup>

### Abstract

In contrast to machine models like Turing machines or random access machines, circuits are a rigid computational model. The internal information flow of a computation is fixed in advance, independent of the actual input. Therefore, in complexity theory only worst case complexity measures have been used to analyse this model. Concerning the circuit size this seems to be the best one can do.

The delay between feeding the input bits into a circuit and being able to read off the output bits at the output gates is usually measured by the depth of the circuit. One might try to take advantage of favourable cases in which the output values are obtained much earlier. This will be the case when critical paths, e.g. paths between input and output gates of maximal length, have no influence on the final output.

Inspired by recent successful attempts to develop a meaningful average case analysis for TM computations [Levi86, Gure91, BCGL92, ReSc93a], we follow the same goal for the circuit model. For this purpose, a new comlexity measure for the internal delay is defined, called time. This may be given implicitely or explicitely, where in the latter case a gate has to signal that it is "ready", e.g. has computed the desired result. We show that these models are basically equivalent by an efficient universal construction that transforms circuits with implicit time signals to those with explicit signals.

Based on the notion of *time*, two average case measures for the circuit delay are defined. The analysis is not restricted to uniform distributions over the input space, instead a large class of distributions will be considered.

For this purpose, a complexity notion is needed for distributions. We define a measure based on the circuit model by considering the complexity of circuits with uniform distributed random input bits that generate such distributions.

Finally, this new approach is applied to concrete examples. We derive matching lower and upper bounds for the average circuit delay for basic functions like the OR, ADDITION, THRESHOLD and PARITY. It will be shown that for PARITY the average delay remains logarithmic. In many cases, however, an exponential speedup compared to the worst case can be achieved. For example, the average delay for n-Bit-ADDITION is of order  $\log \log n$ . The circuit designs to achieve these bounds turn out to be very different from the standard ones for optimal worst case results.

### 1 Introduction

For combinatorial circuits the depth is usually taken as a measure for the computational delay. A close relationship between circuit depth and the time of several parallel machine models has been shown. Note that depth as well as the parallel time considered so far is a worst case measure.

For sequential machines and algorithms a meaningful concept of average case complexity has been proposed recently, which differs from the simple approach by taking the expectation [Levi86, Gure91, BCGL92, ReSc93a]. Distributional and average case complexity classes based on the Turing machine model have been defined and equipped with a notion of reducibility with similar properties as for worst case classes. It was even possible to obtain the same tight hierarchies as in the worst case [ReSc93b].

Restricting an average case analysis to just the uniform distribution is of limited value. But it has been observed that one should not allow arbitrary distributions since there exist distributions for which the average case equals the worst case [LiVi92, Milt91]. Thus, when considering average case complexity classes one has to restrict the set of possible distributions somehow. For this purpose, the notions of *computable* [Levi86], *sampleable* [BCGL92], and *rankable* [ReSc93a] distributions have been introduced, which set a time limit for a de-

<sup>\*</sup>supported by DFG Research Grant Re 672-2

<sup>&</sup>lt;sup>†</sup>Institut für Theoretische Informatik, Alexanderstraße 10, 64283 Darmstadt, Germany

email: jakoby / reischuk / schindel @ iti.informatik.th-darmstadt.de

terministic or probabilistic Turing machine to provide information about the individual distribution.

Since circuit complexity is another fundamental concept we like to investigate average case complexity also with respect to this model. Immediately the question arises whether this makes sense at all since the circuit model is a rigid computational model, which in contrast to machines with a flexible control structure cannot take advantage in favourable situations in an obvious way. Thus, the first thing to be done is to define a notion for the average delay of circuits. For this purpose, we introduce the new complexity measure *time* for the circuit model.

### 1.1 An Implicit Definition of Time

Definition 1 Let  $B_n^m$  denote the set of Boolean functions  $f: \{0,1\}^n \to \{0,1\}^m$  and  $B_n = B_n^1$ .  $\mathcal{D}_n$  denotes the set of all probability distributions  $\mu$  on  $\{0,1\}^n$ . The uniform distribution on  $\{0,1\}^n$  that gives equal probability to each of the  $2^n$  possible input vectors is denoted by  $\mu_n^{\text{uni}}$ . For  $\mu \in \mathcal{D}_n$  Supp $(\mu)$  is the set of all vectors  $x \in \{0,1\}^n$  with a nonzero probability  $\mu(x)$ . Let us call a distribution in  $\mathcal{D}_n$  strictly positive if Supp $(\mu) = \{0,1\}^n$ .

Circuits may be defined over an arbitrary finite basis. Let Cir(f) denote the set of all circuits over the given basis that compute f. For a circuit in  $Cir_{\mu}(f)$  it is only required that its results equal f(x) for input vectors  $x \in \text{Supp}(\mu)$ .

Information can be propagated faster in a circuit if, for example, one of the inputs of an OR-gate is already available and has the value 1. Then its output is determined as 1 independent of the value of the other input. More formally, we define a function  $time: \{0,1\}^n \to \mathbb{N}$  for each gate v of a circuit C. It specifies for each input x the step when v can compute its result  $\operatorname{res}_v(x)$  using the values of its predecessors.

Definition 2 Let C be a circuit and v be a gate of C. For input gates and constant gates v set  $time_v(x) := 0$ . For an internal nonconstant gate v with k direct predecessors  $v_1, \ldots, v_k$  define  $time_v(x) := 1 + \min\{t \mid the \ values \ res_{v_i}(x) \ with \ time_{v_i}(x) \le t \ uniquely \ determine \ res_v(x)\}$ . For the circuit C itself with output gates  $y_1, \ldots, y_m$  we define the global time function by

$$time_C(x) := \max_i time_{y_i}(x)$$
.

For example, the delay of an OR-gate v with predecessors  $v_1, v_2$  is given by

$$time_v(x) \ := \ 1 + \left\{ \begin{array}{l} \max\{time_{v_1}(x), time_{v_2}(x)\} \\ \text{ if } \operatorname{res}_{v_1}(x) = \operatorname{res}_{v_2}(x) = 0, \\ \min\{time_{v_i}(x) \mid \operatorname{res}(v_i) = 1\} \\ \text{ else.} \end{array} \right.$$

This model specifies the delay, how long an internal gate has to wait to be able to compute its value, only implicitly. A gate does not signal the fact that it has finished to its successors or to the outside world. We will call such circuits implicitly timed circuits, IT-circuits.

When considering explicit examples, we will choose the standard basis of AND, OR and NOT gates. Although for a PARITY-gate there is no improvement of the average delay compared to the worst case – one always needs both inputs to determine the value of the gate – any basis must contain gates with a speedup for the average case. In fact, a basis independence property similar to the worst case can be shown:

Theorem 1 For any pair of finite basis  $B_1$ ,  $B_2$  there exists a constant k with the following property: For every circuit  $C_1$  built from gates of  $B_1$  there exists an equivalent circuit  $C_2$  over  $B_2$ , that means  $res_{C_1} = res_{C_2}$ , with

$$time_{C_2} \leq k \cdot time_{C_1}$$
.

**Proof:** It suffices to show that an arbitrary basis  $B_1$  can be simulated with constant delay by the standard basis and that the standard basis can be simulated with constant delay by an arbitrary basis  $B_2$ .

The first property can be seen as follows: For a Boolean function f corresponding to a gate in  $B_1$  compute each prime implicant by a tree of  $\land$ -gates and take the conjunction over all prime implicants (by a tree of  $\lor$ -gates) to get a circuit  $C_f$ . Do the same for the negation of f and negate the output of this circuit  $C_{\overline{f}}$ . Combine the output of  $C_f$  and the negation of  $C_{\overline{f}}$  by an  $\lor$ -gate to get a circuit  $H_f$  over the standard basis that computes f.

Whenever a partial input assignment uniquely determines the value of f — either as 0 or as 1, let us first assume as 1 — there is a prime implicant of f for which all variables are defined. Thus the corresponding  $\land$ -tree evaluates to 1. This implies that the  $\lor$ -tree for the prime implicants of f evaluates early to 1 and therefore also the final  $\lor$ -gate.

In the other case, when the value of f is 0 one of the prime implicants p of  $\overline{f}$  induces a 1 at the output of  $C_{\overline{f}}$ . Thus one of the inputs of the final  $\vee$ -gate is set to 0. In order for this gate to compute its value earlier we need a 0 at the other input, too. This holds because each prime implicant of f must contain a variable of p in negated form. Thus each  $\wedge$ -tree can be evaluted early to 0 and therefore also the  $\vee$ -tree of all prime implicants of f. Thus whenever a partial input assignment determines the value of f the circuit  $H_f$  generates an output. Replacing each gate of type f by  $H_f$  the delay of this circuit over the standard basis increases at most by a constant factor, which is bounded by the maximal depth of such a circuit  $H_f$ .

Now consider a basis  $B_2$  that has to simulate the standard basis. The 16 Boolean functions f of 2 inputs can be subdivided into 3 different types: the AND-type  $(f(x_1, x_2) = (x_1^{\alpha} \wedge x_2^{\beta})^{\gamma}$  for some  $\alpha, \beta, \gamma \in \{0, 1\})$ , the PARITY-type  $(f(x_1, x_2) = x_1 \otimes x_2 \otimes \alpha$  with  $\alpha \in \{0, 1\})$ , and the elementary functions  $(0, 1, x_1, x_2, \overline{x_1}, \overline{x_2})$ .

 $B_2$  must contain a function  $b:\{0,1\}^q \to \{0,1\}$  such that  $b(p_1(x_1,x_2),\ldots,p_q(x_1,x_2))=a(x_1,x_2)$ , where the  $p_i$  are functions of elementary or PARITY-type and a is an AND-type function. Otherwise,  $B_2$  could not compute any function of type AND since the elementary and PARITY-type functions are closed under composition.

For such a b there even exist functions  $e_i$  such that  $b(e_1(x_1, x_2), \ldots, e_q(x_1, x_2)) = a'(x_1, x_2)$ , for elementary function  $e_i$  and a' of type AND. This can be seen by selecting PARITY and elementary functions in an appropriate way.

By definition of *time* the function  $b \circ (e_1, \ldots, e_q)$  has the same delay behavior as a'. Applying De-Morgans rules yields realization of AND- and OR-gates.

If a circuit is fed with a distribution  $\mu$  at its input gates that is not strictly positive an internal gate may be able to determine its value even faster because certain input patterns cannot occur at its direct predecessors. In this case the timing function may yield smaller values and should include  $\mu$  as an additional parameter. For example, given a distribution with  $\mu(0^n)=0$  the computation of the OR-function becomes trivial. We will not elaborate on such effects here.

To realize a combinatorial circuit in practice a simple way is to construct a corresponding synchronous acyclic VLSI-circuit. In every step of the computation each gate v performs a state transition depending on the current states of its predecessors. Note that by step  $time_v(x)$  its Boolean state has converged to the value  $res_v(x)$ . Little effort seems to have been done by hardware designers so far to achieve speedups based on these observations.

### 1.2 Gates with Explicit Timing Information

There are several ways to make this timing information explicit. On a conceptual level the easiest would be to extend the model to a three-valued logic with an additional symbol "?" meaning "I don't know yet". In case of the ORand AND-function, for example, we could get the following function tables

AND				OR	?		
?	?	0	?	?	?	?	1
0	0	0	0	0	?	0	1
1	?	0	1	1	1	1	1

All nonconstant internal gates are initialized by the value "?". As soon as a gates changes this value to either 0 or 1 this will correctly specify  $res_v(x)$ . Let us call such three-valued circuits explicitly timed circuits, ET-circuits.

In a similar way, asynchronous hardware has been synchronized by introducing the notion of self-timed circuits, see for example [DGY89, LBS93]. Since our main goal is to analyse the average delay with respect to a distribution on the input space to simplify the exposition we assume in the following a synchronous clocked system of Boolean gates. With the obvious modifications the results can also be extended to asynchronous systems. Formally, the result function for each gate v computing the Boolean function  $\varphi_v$  gets as a second

parameter the time step t and

$$\operatorname{res}_{v}(x,t) = \varphi_{v}(\operatorname{res}_{v_{1}}(x,t-1),\ldots,\operatorname{res}_{v_{k}}(x,t-1))$$
 for  $t=1,2,\ldots$ 

To realize an ET-circuit in practice one could use a binary encoding of the three-valued logic. This encoding maps 0,1,? to disjunct sets of binary tupels (e.g.  $code(?) = \{(0,0),(0,1)\}, code(0) = \{(1,0)\}, code(1) = \{(1,1)\}$ ).

### 1.3 Equivalence of the Timing Models

Lemma 1 There is a simple encoding that allows to simulate every 3-valued ET circuit C (over the standard basis of extended AND, OR, NOT-gates) by a conventional 2-valued circuit C' of the same depth and delay as C and twice its size.

*Proof:* Using the coding function code :  $0 \mapsto \{(0,1)\}, 1 \mapsto \{(1,0)\}, ? \mapsto \{(0,0)\}$  a simulation of C is fairly obvious (compare [DGY89]).

Because of this property we can restrict the following investigations to IT-circuits over the standard Boolean domain. If necessary the timing information can be obtained by a simple modification.

### 2 Average Case Measures

**Definition 3** For a function  $t:\{0,1\}^n \to \mathbb{N}$  and a probability distribution  $\mu:\{0,1\}^n \to [0,1]$  let  $\mathrm{E}_{\mu}(t):=\sum_{\mathbf{x}\in\{0,1\}^n} \mathrm{t}(\mathbf{x}) \ \mu(\mathbf{x})$  be the expectation of t with respect to  $\mu$ . If D is a set of probability distributions we define

$$etime(f,D) := \max_{\mu \in D} \min_{C \in Cir_{\mu}(f)} \mathbb{E}_{\mu}(\mathsf{time}_{\mathbb{C}})$$

as the optimal expected circuit delay of f with respect to distributions in D.

A simple example of a Boolean function that can be computed significantly faster in the average case compared to the worst case (for which the trivial logarithmic lower bound for the depth holds) is the OR-function  $OR_n(x_1,\ldots,x_n):=x_1\vee x_2\vee\cdots\vee x_n$ . In the following discussion we assume the standard basis  $\{\vee,\wedge,\neg\}$ . Any time optimal circuit with respect to the expectation for this function has not only linear depth, but also a linear time complexity in the worst case. We prove this claim by showing that the circuit in the middle of figure 1 is the only one – up to a permutation of the input gates – that is expected time optimal.

Theorem 2 
$$etime(OR_n, \mu_n^{uni}) = 2 - 2^{-(n-2)}$$
.

Levin observed that the expectation is not closed under polynomial transformations, one of the basic properties in classical complexity analysis (see [Levi86, Gure91]). This problem can be resolved by applying the inverse function  $T^{-1}$  to the time measure and requiring that the sum is linearly bounded.




Figure 1: Different circuit designs to compute the OR-function

**Definition** 4 For a monotone complexity bound  $T: \mathbb{N} \to \mathbb{N}$  we define the inverse by  $T^{-1}(\tau) := \min\{m \mid T(m) \geq \tau\}$ .

A function t:  $\{0,1\}^n \to \mathbb{N}$  is called average T-bounded with respect to a probability distribution  $\mu: \{0,1\}^n \to [0;1]$ , denoted by  $(t,\mu) \in \operatorname{Av}(T)$ , if

$$\sum_{x \in \{0,1\}^n} T^{-1}(t(x)) \ \mu(x) \ \le \ n \ .$$

For a Boolean function  $f \in B_n^m$ , a set of probability distributions  $D \subseteq \mathcal{D}_n$ , and a complexity bound T we define the relation  $\operatorname{avtime}(f,D) \leq T := \forall \mu \in D \ \exists C \in \operatorname{Cir}_{\mu}(f) \ (\operatorname{time}_C, \mu) \in \operatorname{Av}(T)$ , which means that for any distribution in D the function f can be computed by a circuit with  $\operatorname{average delay}$  bounded by T. The negation of this relation is written as:  $T < \operatorname{avtime}(f,D)$ .

Note that the expected delay as defined above yields a single real number  $t = \mathrm{E}_{\mu}(\mathrm{time}_{\mathrm{C}})$  for every circuit C of fixed input size n, whereas in order to bound the average delay we need a function T such that the inverse  $T^{-1}(\tau)$  exists for every value  $\tau = time_{C}(x)$ . As usual in complexity theory, we are interested in the asymtotic behaviour of such functions T and restrict the analysis to nicely growing functions like the logarithm, powers of the logarithm, and iterated logarithms.

Circuits are a nonuniform model and we will derive sharp average bounds for each input size n. These results can be translated into a uniform setting by considering family of circuits, one for each input size.

In the following when using the term average bound we always refer to the second definition with the help of the inverse function  $T^{-1}$ , the other will be called an expected bound. As already mentioned it is justified to base an average case complexity analysis on the technical more complicated average time measure, and not on the simple expected time measure by results obtained in the analog case of machines [Levi86, Gure91, ReSc93b].

For the average case measure it holds

**Theorem 3** Let  $\log : n \rightarrow \log \log n$  denote the twice iterated logarithmic function with respect to base 2. Then

$$llog-1 < avtime(OR_n, \mu_n^{uni}) \leq 2 \cdot llog + 1$$
.

**Proof:** A straightforward calculation shows that the right circuit in figure 1 is average  $2 \cdot \log +1$ -bounded with respect to the uniform distribution.

The lower bound can be shown as follows. For any circuit C and every input x with  $time_C(x) = t$  the result is determined by at most  $2^t$  input variables. For  $t < \log n$  this implies that at least one input must have value 1, which for the uniform distribution happens with probability  $1 - 2^{-2^t}$ . Thus

$$\Pr[time_C(x) < \log n] \leq 1 - 2^{-n}.$$

For  $T = \log -1$  the inverse is given by  $T^{-1}(t) = 2^{2^{t+1}}$ . Thus, using the fact that  $T^{-1}$  is monotone increasing we can estimate the sum by

$$\sum_{\substack{t \ge 1 \\ n}} \frac{T^{-1}(t)}{n} \quad \Pr[time_C(x) = t]$$

$$\ge \quad \frac{T^{-1}(\log n)}{n} \quad \Pr[time_C(x) \ge \log n]$$

$$\ge \quad \frac{2^{2^{\log n+1}}}{n} \quad 2^{-n} \quad = \exp(2n - \log n - n) > 1.$$

The right circuit in figure 1 has nearly optimal expected time ( $\leq 2.3$ ) and logarithmic depth. A simple calculation shows that the optimal circuit for the OR with respect to the expected delay of linear depth has an average delay of logarithmic order. Thus the average measure may yield much larger values than the expected measure. In the other direction the increase can be shown to be bounded.

Lemma 2 Let T be a monotone complexity bound such that the function  $n \mapsto \frac{n}{T(n)}$  is monotone increasing then  $(t,\mu) \in Av(T) \implies E_{\mu}(t) \leq 2 \cdot T(n)$ . In particular, this implies:

$$avtime(f, D) \leq T \implies etime(f, D) \leq 2 \cdot T(n)$$
.

*Proof:* For  $(f, \mu_n) \in Av(T)$  the definition implies

$$\sum_{|x|=n} \mu_n(x) \cdot \frac{T^{-1}(f(x))}{n} \leq 1.$$

Consider a partition  $I_1$ ,  $I_2$  of the input set  $\{0,1\}^n$ 

$$I_1 := \{x \in \{0,1\}^n | f(x) > T(n)\},$$

$$I_2 := \{x \in \{0,1\}^n | f(x) \le T(n)\}.$$

 $I_1$ : If f(z) > T(n) then  $T^{-1}(f(z)) \ge T^{-1}(T(n) + 1) \ge n$ . For the monotone increasing function g(n) := n/T(n) one can then draw the following conclusions:

$$g(T^{-1}(f(z))) \ge g(n) \implies \frac{T^{-1}(f(z))}{n} \ge \frac{f(z)}{T(n)}$$
.

Then,

$$\sum_{x \in L} \mu_n(x) \cdot \frac{f(x)}{T(n)} \leq \sum_{x \in L} \mu_n(x) \cdot \frac{T^{-1}(f(x))}{n} \leq 1.$$

 $I_2$ :  $f(x) \leq T(n)$  for  $x \in I_2$  implies

$$\sum_{x \in I_2} \mu_n(x) \cdot \frac{f(x)}{T(n)} \le 1$$

and thus

$$\sum_{|x|=n} \mu_n(x) \cdot \frac{f(x)}{T(n)} \leq 2.$$

Furthermore, contrary to the expected bound, it can be shown that a circuit with an optimal asymptotic average bound has always small depth.

### 3 The Complexity of Distributions

For an average case analysis of circuits we also have to define a complexity measure for the distributions that generate the random inputs. The complexity will be measured by the circuit model itself, that is by the complexity of a circuit that starting with a vector of truly random bits generates the specific distribution.

Definition 5 A circuit C with r input gates and n output gates performs a transformation of a random variable Z defined over  $\{0,1\}^r$  into a random variable X over  $\{0,1\}^n$  as follows. The input vector for C is chosen according to Z. Then X equals the distribution of the values obtained at the output gates.

If Z is the uniform distribution over  $\{0,1\}^r$  such a circuit will be called a distribution generating circuit, DG-circuit, that generates the distribution of X.

In the following we will identify a distribution  $\mu$  with the random variable X that represents  $\mu$ . Let  $X = X_1, \ldots, X_n$ .

No interesting results can be obtained if we consider distribution generated by DG-circuits with unbounded fan-out, which means that every output may depend on a single random bit. The example in figure 2 shows that in such a case even very simple circuits can generate highly unbalanced distributions.




Figure 2: An example of a DG-circuit with z(n) = n+1 random bits as inputs and an n-bit output vector.

If in this figure we choose d(n) = 1, that means the big rectangle in the middle simply routes the input wires to the  $\land$ -gates then the output distribution is given by

 $\Pr[X=0^n]=\frac{1}{2}+2^{-(n+1)}$  and  $\Pr[X=y]=2^{-(n+1)}$  for  $y\neq 0^n$ . For the  $\operatorname{OR}_n$ -function, for example, this distribution implies a lower bound of  $\frac{1}{2}\log n$  for the expected delay. However, it will be shown that for any probability distribution that is generated by a constant depth circuit with bounded fan-out the expected delay is constant. Therefore, we restrict DG-circuit to a constant fan-out, let us say fan-out 2.

With the notion of DG-circuits we classify distributions as follows:

#### **Definition 6**

$$\begin{split} \mathcal{D}\mathbf{Depth}_n(d) &:= \{ \ \mu \in \mathcal{D}_n \ | \ \exists \ an \ r\text{-input} \ and \ n\text{-}\\ output \ DG\text{-}circuit \ C \ of \ depth \ d\\ that \ transforms \ a \ random \ variable \\ Z \ over \ \{0,1\}^r \ with \ distribution \\ \mu_r^{\mathrm{uni}} \ into \ a \ random \ variable \ X \ over \\ \{0,1\}^n \ with \ distribution \ \mu \, \} \end{split}$$

The basic properties for achieving a substantial speedup in the average case for many Boolean functions are the following. The speedup results for the average case complexity presented below will hold for any distribution fulfilling these properties.

Lemma 3 Let  $\mu$ , resp. X belong to  $\mathcal{D}Depth_n(d)$  and define  $I_X := \{i \mid 0 < \Pr[X_i = 1] < 1\}$ . Then 1.) for all  $i \in I_X$  holds

$$2^{-2^d} \le \Pr[X_i = 1] \le 1 - 2^{-2^d}$$

2.) there exists a set of  $k \ge |I_X| \cdot 2^{-2d}$  bit positions  $X_{i_1}, \ldots, X_{i_k}$  that are independent.

**Proof:** By induction on the depth it can easily be shown that in a DG-circuit any gate in depth d takes a value with a probability that must be a multiple of  $2^{-2^d}$ . In particular, if the probability of a certain output value is not zero it must be at least  $2^{-2^d}$ .

Choose any bit position  $X_i$  (see figure 3). This random




Figure 3: The random variables that determine  $X_i$  can only influence at most  $2^{2d}$  output bits.

variable depends on at most  $2^d$  random input bits  $Z_j$ . Because of the fanout restriction each such  $Z_j$  can influence at most  $2^d$  random variables  $X_k$ . Thus, there are at most  $2^{2d}-1$  other  $X_k$  that may not be independent of  $X_i$ .

### 4 Upper and Lower Bounds for Basic Boolean Functions

# 4.1 Functions with Sublogarithmic Average Time Complexity

We start with one of the simplest nontrivial Boolean function, the OR and show that it can be computed much faster on the average for a large class of distributions. For both, the expected and the average measure, the upper and lower bounds almost match.

Theorem 4 For  $0 \le d < \log n \ holds$ 

$$\begin{array}{cccc} 2^{d-1}-1 & \leq & etime(\mathtt{OR}_n, \mathcal{D}Depth(d)) \\ & \leq & 3+2^d \ , \\ \\ \mathrm{llog}\, n+2^d-2 & \leq & avtime(\mathtt{OR}_n, \mathcal{D}Depth(d)) \\ & \leq & 2\,\mathrm{llog}\, n+2^{d+1}+4d+2 \ . \end{array}$$

Proof Sketch: In order to prove the lower bounds it suffices to find a specific distribution in  $\mathcal{D}\mathrm{Depth}(d)$  for which the average delay of the OR-function becomes large. Let  $X=X_1,\ldots,X_n$  be a random variable with  $\Pr[X_i=1]=2^{-2^d}$  and such that the  $X_i$  are independent. It is easy to see that such an X can be generated in depth d. For this X the probability that a subsequence of length  $2^{2^d-1}$  is identical to  $0^{2^d-1}$  is at least  $\frac{1}{2}$ . These sequences contained in an input string cannot solely determine the result of any circuit computing  $\Re_n$ . The lower bounds immediately follow because all gates have bounded fanin.

For the upper bounds we have to consider an arbitrary random variable X over  $\{0,1\}^n$  in  $\mathcal{D}\text{Depth}(d)$ .

First assume that  $X \in \mathcal{D}\mathrm{Depth}_n(d)$  is strictly positive. By lemma 3 there exist at least  $n \cdot 2^{-2d}$  independent input bits  $X_i$ . Partition them into groups  $Y_j$  of size  $2^{2^d}$  and compute for each  $Y_j$  the  $\mathrm{OR}(Y_j)$  of all its bits in depth  $2^d$ . Let W be the remaining bits. Their disjunction can be computed by a binary tree of depth at most  $\log n$ . Finally, realize the OR-function as

$$OR(X) = OR(Y_1) \vee (OR(Y_2) \vee (\cdots (OR(Y_p) \vee OR(W)) \cdots)),$$

where  $p \geq n \cdot 2^{-2d-2^d} \geq 1 + \log n$  for n large enough. Straightforward calculation shows, that the upper bound  $etime(\mathtt{OR}_n, \mathcal{D}\mathrm{Depth}(d)) \leq 3 + 2^d$  holds for this circuit.

Using the outputs of the circuits  $\mathtt{OR}(Y_i)$  and  $\mathtt{OR}(W)$  as inputs of the right circuit in figure 1  $(\mathtt{OR}(\mathtt{OR}(Y_1),\ldots,\mathtt{OR}(Y_p),\mathtt{OR}(W)))$  a straightforward calculation leads to

$$\sum_{i=1}^{p} \frac{T^{-1}(2 \cdot \log i + 1 + 2^{d})}{n \cdot 2^{-i+1}} + \frac{T^{-1}(2 \cdot \log n + 1)}{n \cdot 2^{p}} \le 1$$

So an upper bound of the Av-measure is given by

$$T < 2 \cdot (\log n + 2 \cdot d + 2^d + 1)$$

If X is not strictly positive either there exists an  $X_i$  with  $Pr[X_i = 1] = 1$  and the result will always be 1

and the OR becomes trivial. Otherwise, let m be the number of  $X_i$  with  $\Pr[X_i = 0] < 1$ . Since all inputs bits with  $X_i \equiv 0$  can be ignored the problem reduces to computing  $\operatorname{OR}_m$  for a strictly positive distribution on  $\{0,1\}^m$ . Hence, a circuit for  $\operatorname{OR}_m$  solves  $\operatorname{OR}_n$  within the same upper bound.

Note, that the circuit shown on the right of figure 1 up to a permutation of the input bits is asymptotically optimal with respect to depth, expected time und average time bound for all probability distributions. These bounds can be translated to functions similar to the OR as follows.

Lemma 4 Let  $f \in B_q^m$ ,  $g \in B_p^q$  and  $h \in B_n^p$  be Boolean functions and assume that h can be computed by a circuit with bounded fanout in depth  $\delta$ . Then

```
\begin{array}{ll} \textit{etime}(f \circ g \circ h, \mathcal{D} \textit{Depth}(d)) \\ \leq & \textit{depth}(f) + \textit{depth}(h) + \textit{etime}(g, \mathcal{D} \textit{Depth}(d+\delta)) \;, \\ \textit{avtime}(g, \mathcal{D} \textit{Depth}(d+\delta)) \; \leq \; T \implies \\ & \textit{avtime}(f \circ g \circ h, \mathcal{D} \textit{Depth}(d)) \\ & \leq \textit{depth}(f) + \textit{depth}(h) + T \;. \end{array}
```

**Proof:** Let  $\mathcal{D}$  be a circuit, that generates a probability distribution in  $\mathcal{D}$ Depth(d). Then  $h(\text{res}(\mathcal{D}))$  denotes the circuit obtained by connecting  $\mathcal{D}$  with a circuit for h. It holds  $h(\text{res}(\mathcal{D})) \in \mathcal{D}$ Depth $(d + \delta)$ . By definition,

$$etime(g, \{h(res(\mathcal{D}))\}) \leq etime(g, \mathcal{D}Depth(d+\delta))$$
.

Compute  $g \circ h$  by composing circuits for g and h. Here the random input variables of g in both circuits (for  $g \circ h$  and g) have the same probability. Therefore,

$$etime(g \circ h, \{\mathcal{D}\}) \leq etime(g, \{h(res(\mathcal{D}))\}) + depth(h)$$
.

 $\mathcal{D}$  was chosen arbitrarily from the set  $\mathcal{D}\mathrm{Depth}(d)$ . Furthermore, the expected time for g is increased if one allows all DG-circuits of depth  $d+\delta$ , instead of DG-circuits computing  $h(\mathrm{res}(\mathcal{D}))$  only. Therefore

$$\begin{array}{l} etime(g \circ h, \mathcal{D}\mathrm{Depth}(d)) \\ \leq etime(g, \mathcal{D}\mathrm{Depth}(d+\delta)) + \operatorname{depth}(h) \ . \end{array}$$

In order to compute  $f \circ g \circ h$  append a circuit for f. The bound for avtime can be proved the same way.  $\blacksquare$  Let  $\mathtt{AND}_n$  denote the n-ary  $\mathtt{AND}$ -function and  $\mathtt{EQUAL}_n$  the 2n-ary function which decides whether two n-bit strings are equal. Using  $\mathtt{OR}_n(x_1,\ldots,x_n) = \neg \mathtt{AND}_n(\overline{x_1},\ldots,\overline{x_n})$  and  $\mathtt{EQUAL}_n(x_1,y_1,\ldots,x_n,y_n) = \neg \mathtt{OR}_n(x_1 \oplus y_1,\ldots,x_n \oplus y_n)$ , a simple application of the lemma above yields

#### Theorem 5

```
\begin{array}{ll} \textit{etime}(\mathtt{OR}_n, \mathcal{D}\textit{Depth}(d)) \\ & \leq & \textit{etime}(\mathtt{EQUAL}_n, \mathcal{D}\textit{Depth}(d)) \\ & \leq & \textit{etime}(\mathtt{OR}_n, \mathcal{D}\textit{Depth}(d+2)) + 1 \;, \\ \textit{etime}(\mathtt{OR}_n, \mathcal{D}\textit{Depth}(d)) \\ & \leq & \textit{etime}(\mathtt{AND}_n, \mathcal{D}\textit{Depth}(d+1)) + 1 \\ & \leq & \textit{etime}(\mathtt{OR}_n, \mathcal{D}\textit{Depth}(d+2)) + 2 \;. \end{array}
```

Similar relations hold for the measure avtime.

There are more basic Boolean functions that have a similar expected and average time complexity as the OR, for example the comparison of two binary numbers.

# 4.2 Logarithmic Average Lower Bounds: The Parity Function

On the other hand, we have found only few examples of functions for which the average case is almost as complex as the worst case. The parity function, denoted by PARITY, is one of them. Intuitively this seems clear because no matter how the actual input looks like the final output depends on every single bit. In order to prove this rigorously, we will introduce a general lower bound technique.

Let THRESHOLD a denote the n-ary Boolean function which equals 1 if at least a input bits are 1, for  $0 \le a \le n$ , and MAJORITY, the special case  $a = \left \lfloor \frac{n}{2} \right \rfloor$ . BITSORT, denotes the sorting of n Bits, and MULTIPLY, the multiplication of two n-bit numbers.

**Definition** 7 To measure the input bit dependency of an n-ary Boolean function f we define

$$depen(f) := \min\{k \mid \exists a_{i_1}, \dots, a_{i_k}$$

$$such that f_{\mid x_{i_1} = a_{i_1}, \dots, x_{i_k} = a_{i_k}} \equiv \text{const}\}$$

that is the minimal length of a prime implicant or a prime clause of f.

Thus depen(f) is the co-dimension of the largest Boolean subcube on which f is constant.

### **Proposition 1**

```
\begin{array}{rcl} depen(\mathtt{OR}_n) & = & 1 \; , \\ depen(\mathtt{PARITY}_n) & = & n \; , \\ depen(\mathtt{MULTIPLY}_n) & \geq & \sqrt{n} \; , \\ depen(\mathtt{THRESHOLD}_n^a) & = & \min(a,n-a) \; , \\ depen(\mathtt{MAJORITY}_n) & = & \left\lfloor \frac{n}{2} \right\rfloor \; , \\ depen(\mathtt{BITSORT}_n) & = & n \; . \end{array}
```

**Lemma 5** Let  $f \in B_n$  and  $C \in Cir(f)$  then  $\forall x \in \{0,1\}^n$   $time_C(x) \ge \log depen(f)$ .

**Proof:** Let  $x \in \{0,1\}^n$  be arbitrary. By definition of depen(f) any subset of less than depen(f) many input bits  $x_i$  does not uniquely determine the value of f(x). Since the fan-in is bounded by 2 any computation of a circuit C for f that generates the final result in less than  $\log depen(f)$  time does not read enough inputs.  $\blacksquare$  Over the standard basis PARITY<sub>n</sub> can be computed in worst case time  $2\log n$ . For the average case even restricting to the uniform distribution the Lemma above implies for this function and similarly for the others with large codimension

#### Theorem 6

```
\begin{array}{cccc} & etime(\mathsf{PARITY}_n, \mu^{\mathrm{uni}}_n) & \geq & \log n \;, \\ & etime(\mathsf{MAJORITY}_n, \mu^{\mathrm{uni}}_n) & \geq & \log n - 1 \;, \\ & etime(\mathsf{BITSORT}_n, \mu^{\mathrm{uni}}_n) & \geq & \log n \;, \\ & etime(\mathsf{MULTIPLY}_n, \mu^{\mathrm{uni}}_n) & \geq & \frac{1}{2}\log n \;, \\ & avtime(\mathsf{PARITY}_n, \mu^{\mathrm{uni}}_n) & > & \log n - 1 \;, \\ & avtime(\mathsf{MAJORITY}_n, \mu^{\mathrm{uni}}_n) & > & \log n - 2 \;, \\ & avtime(\mathsf{BITSORT}_n, \mu^{\mathrm{uni}}_n) & > & \log n - 1 \;, \\ & avtime(\mathsf{MULTIPLY}_n, \mu^{\mathrm{uni}}_n) & > & \frac{1}{2}\log n - 1 \;. \end{array}
```

**Proof:** follows directly from proposition 1 and lemma 5.

The same lower bounds hold for any strictly positive distribution.

### 4.3 Threshold

If the threshold value a is small the dependency provides only a lower bound on the average time of  $\log a$ . We can show that this bound can actually be achieved and generalize the bounds to more complex distributions.

Theorem 7 For  $d \leq \log n - 1$  and  $a \leq n \cdot 2^{-(2^d+2d+O(1))}$  holds:

$$\begin{array}{l} \frac{1}{2} \left( \log a + 2^d \right) - O(1) \\ & \leq etime(\mathtt{THRESHOLD}_n^a, \mathcal{D}Depth(d)) \\ & \leq 2 \cdot \left( \log a + 2^d \right) + O(1) \ , \\ \frac{1}{2} ( \operatorname{llog} n + \log a + 2^d ) - O(1) \\ & \leq avtime(\mathtt{THRESHOLD}_n^a, \mathcal{D}Depth(d)) \\ & \leq 2 \cdot \left( \operatorname{llog} n + \log a + 2^d \right) + O(1) \ . \end{array}$$

*Proof:* It suffices to consider  $a \geq 2$ . As in the upper bound proof for the OR-function we may restrict to random variables X with  $0 < \Pr_{\mu}[X_i = 0] < 1$  for all  $i \in [1 \dots n]$ , that means  $\Pr[X_i = 1] \geq q := 2^{-2^d}$ .

To achieve the upper bound for the threshold function partition the independent inputs into groups  $G_j$  of size  $l = \gamma \cdot a \cdot 2^{2^d}$  for some  $\gamma \geq 1$ . Let

$$Z_j := \sum_{X_i \in G_j} X_i$$
 .

 $Z_j$  is lower bounded by the binomial distribution  $B_{l,q}$  with expectation  $E_{l,q} = l \cdot q = \gamma \cdot a$ . Thus,

$$\Pr[Z_j \le a] \le \Pr[B_{l,q} \le a]$$

$$= \Pr\left[E_{l,q} - B_{l,q} \ge (\gamma - 1) \ a = \frac{\gamma - 1}{\gamma} E_{l,q}\right]$$

$$\le 2 \exp(-\frac{1}{3} (\frac{\gamma - 1}{\gamma})^2 \cdot E_{l,q})$$

$$\le 2 \exp(-\frac{3}{4} a) \le \frac{1}{2}$$

for  $\gamma=4$ . Thus, each group  $G_j$  has at least a ones with probability at least 1/2. There are at least

$$\frac{n \cdot 2^{-2d}}{l} = \frac{n \cdot 2^{-(2^d + 2d)}}{\gamma \cdot a} =: m$$

many groups. With probability at most  $2^{-m}$  no group has enough ones.

For each group compute the function THRESHOLD<sub>l</sub><sup>a</sup> by a standard circuit of depth  $2 \log l$ . In parallel, THRESHOLD<sub>n</sub><sup>a</sup> is also computed by a standard circuit. These subcircuits are combined by an average case efficient circuits for the OR-function (see figure 4). The expected delay of this circuit is given by

 $2 \log l + O(1) + \Pr[\text{no THRESHOLD}_l^a \text{ evaluates to } 1] \cdot 2 \log n$ .

If  $m \ge \log n$  the last term of this sum adds only a constant since the probability is small. Otherwise, from the upper bound on d we can conclude

$$a = \frac{n \cdot 2^{-(2^d+2d)}}{\gamma m} \geq n^{\Omega(1)}$$




Figure 4: THRESHOLD $_n^a$ .

and thus a single THRESHOLD $_l^a$  already evaluates to 1 with high probability.

For the lower bound we choose the same probability distribution as for the OR. Consider delay  $\delta := \log a + 2^d - \gamma$  for some  $\gamma \geq 0$ . At most  $l = 2^{-\gamma} \cdot a \cdot 2^{2^d}$  many inputs  $X_i$  can influence the output gate by that time. For  $l \leq n-a$  one can conclude that termination of the output gate implies that among these inputs bits there must be at least a many ones, otherwise the output is not guaranteed to be correct. Let  $Z := \sum X_i$ , where we sum over the l inputs  $X_i$  closest to the output gate. Z is distributed according to  $B_{l,q}$  for  $q = 2^{-2^d}$ . Hence, for  $\beta := 2^{\gamma}(1-2^{-\gamma})$ 

$$\Pr[Z \ge a] = \Pr[B_{l,q} - E_{l,q} \ge a (1 - 2^{-\gamma}) = \beta \cdot E_{l,q}]$$

$$\le \exp\left(-E_{l,q} \cdot \beta \log \frac{\beta}{2}\right)$$

$$\le \exp\left(-(\gamma - 1) (1 - 2^{-\gamma})\right) \le \epsilon$$

for  $\gamma$  sufficiently large. Thus with probability at least  $1-\epsilon \geq \frac{1}{2}$  the delay has to be larger than  $\delta$ . This yields  $etime \geq \frac{1}{2} (\log a + 2^d - \gamma)$ . The analysis even gives a factor  $1-\epsilon$  instead of  $\frac{1}{2}$  for arbitrary small  $\epsilon$ .

The bounds for the average delay can be obtained similarly.

### 4.4 Addition

It is well known that the problem of adding two binary numbers  $x, y \in \{0, 1\}^n$  is basically equivalent to an efficient computation of the carries. By adding the two values at each bit position one can derive a string  $z \in \{\text{pro,gen,del}\}^n$  indicating whether a carry is propagated, deleted or generated. It remains to compute all prefixes  $p_i = z_1 \otimes z_2 \otimes \ldots \otimes z_i$  of z where  $\otimes$  is a binary associative operator that combines the carry information.

Instead of considering random variables for the distribution of x and y we might as well consider a random variable Z over  $\{\text{pro}, \text{gen}, \text{del}\}^n$  for the corresponding distribution of the z-values. It is easy to see that the complexity of corresponding distributions is almost identical (up to a permutation of each pair  $x_i, y_i$ ).

If  $\Pr[Z_i = \text{pro}] = 0$  then  $p_i$  is independent of the value of  $Z_1, \ldots, Z_{i-1}$  which simplifies the problem. If  $\Pr[Z_i = \text{pro}] = 1$  then it suffices to compute all prefixes of  $z_1, \ldots, z_{i-1}, z_{i+1}, \ldots, z_n$  and set  $p_i = p_{i-1}$ . In this case the size of the problem can be reduced. Therefore, we can assume that for all i holds:

$$0 < \Pr[Z_i = \text{pro}] < 1$$
.

For a vector  $z \in \{\text{pro,gen,del}\}^n$  define pro(z) as the maximal length of a contiguous block of symbols pro in z. The importance of this quantity is shown by the following

Lemma 6 For any circuit C that solves the prefix problem and any input z holds

$$time_C(z) \geq \log pro(z)$$
.

Furthermore, there exists a circuit that achieves this lower bound within a factor of 4.

In order to generate the random variable Z we generalize the notion of DG-circuits to arbitrary finite domains in the obvious way, in this case to  $\{\text{pro, gen, del}\}$ . Such a circuit may use as internal gates arbitrary binary operators over this domain. For ease of notation we will use  $\exp n$  to denote  $2^n$  and  $\gamma = \log_2 e$ .

Lemma 7 For  $Z \in \mathcal{D}Depth(d)$  with  $Z_i \not\equiv \text{pro for all } i \text{ holds for any } l$ :

$$\Pr[\operatorname{pro}(Z) \ge 2l - 1] \le \frac{n}{l} \cdot \exp(-l \ 2^{-(2d+2^d)})$$
.

*Proof:* We partition the  $Z_i$  into blocks  $B_j$  of length l. Lemma 3 yields that in each such block there exist at




Figure 5:

least  $l/2^{2d}$  independent inputs  $Z_i$  and  $\Pr[Z_i = \text{pro}] \leq 1 - 2^{-2^d}$ .

If Z has a pro-chain of length 2l-1 at least one block  $B_j$  must be identical to  $\operatorname{pro}^l$ . For each  $B_j$  this happens with probability at most

$$(1-2^{-2^d})^{l\ 2^{-2d}} \leq \exp(-\gamma\ l\ 2^{-(2d+2^d)})\ .$$

This gives

$$\Pr[\operatorname{pro}(Z) \ge 2l - 1] \le \frac{n}{l} \cdot \exp(-\gamma l 2^{-(2d+2^d)}).$$

Lemma 8 For  $d < \log n$  there exists  $Z \in \mathcal{D}Depth(d)$  such that

$$\Pr\left[\operatorname{pro}(Z) \ \geq \ \exp(rac{1}{2}\cdot (2^d + \operatorname{llog} n))
ight] \geq rac{1}{2} \ .$$

*Proof:* Let the  $Z_i$  be independent random variables such that  $\Pr[Z_i \geq \text{pro}] \geq 1 - 2^{-2^d}$ . Then for any fixed block of Z of length l the probability that it contains only the symbol pro is given by  $p := (1 - 2^{-2^d})^l$ . So

$$\Pr[\text{pro}(Z) \ge l] \ge \sum_{i:=0}^{n/l-1} (1-p)^i \cdot p = 1 - (1-p)^{n/l} \qquad \Pr[\text{pro}(Z) \ge 2l-1] \le \frac{n}{l}$$

$$= 1 - (1 - (1-2^{-2^d})^l)^{n/l} \qquad \Pr[time(X) \ge 8t+5] \le \frac{n}{2^t}$$

$$\ge 1 - (1 - \exp(-2 \cdot l \cdot \exp(-2^d)))^{n/l} \qquad \text{Choosing } \tau := \log n + 2^d + 2d$$

$$\ge 1 - \exp(-\exp(-2 \cdot l \cdot \exp(-2^d)) \cdot n/l) \text{ this circuit } C \text{ can be bounded as}$$

For  $l = \exp(\frac{1}{2} \cdot (2^d + \log n))$  we get:

$$\Pr\left[\operatorname{pro}(Z) \ > \ \exp(rac{1}{2}\cdot(2^d+\operatorname{llog} n))
ight] \geq rac{1}{2}$$
 .

Using these estimations we can show

Theorem 8 For  $d < \log n$  holds

$$\begin{array}{lcl} \frac{1}{4}(\log n + 2^d) & \leq & etime(\texttt{ADDITION}_n, \mathcal{D}Depth(d)) \\ & \leq & O(\log n + 2^d) \ , \\ \\ \log n + 2^d - 2 & < & avtime(\texttt{ADDITION}, \mathcal{D}Depth(d)) \\ & \leq & O(\log n + 2^d) \ . \end{array}$$

The lower bounds for the expected measure follow from Lemma 6 and 8. Choose Z as in Lemma 8. Then

$$\sum_{t} t \cdot \Pr[time_{C}(Z) \le t] \ge \frac{1}{4}(\log n + 2^{d}).$$

For the average measure the lower bound follows from the lower bound of the  $OR_n$ -function (see theorem 4).




Figure 6: A circuit for carry propagation with optimal average delay

The upper bounds can be obtained by a special circuit design that uses similar techniques as for the fast average case OR-circuit. It is briefly described in figure 6.

Each prefix  $p_i$  is computed separately by summing up the  $Z_j$ . This is done in blocks of increasing length starting from the right.

Lemma 7 and lemma 6 implies

$$\begin{split} \Pr[\operatorname{pro}(Z) \geq 2l - 1] & \leq & \frac{n}{l} \cdot \exp\left(\frac{-l}{2^{2^d + 2d}}\right) \text{ ,} \\ \Pr[time(X) \geq 8t + 5] & \leq & \frac{n}{2^t} \cdot \exp\left(\frac{-2^t}{2^{2^d + 2d}}\right) \text{ .} \end{split}$$

Choosing  $\tau := \log n + 2^d + 2d$  the expected delay of

$$\begin{split} &etime(C) \leq \sum_{t} \Pr[time(X) = 8t + 5] \cdot (8 \cdot t + 5) \\ &\leq \Pr[time(X) \leq 8 \cdot \tau + 5] \cdot (8 \cdot \tau + 5) \\ &\quad + \Pr[time(X) > 8 \cdot \tau + 5] \cdot (4 \cdot \log n + 3) \\ &\leq 8\tau + 5 + (4\log n + 3) \cdot n \cdot 2^{-2^{\tau}} \cdot \exp\left(\frac{-2^{\tau}}{2^{2^{d} + 2d}}\right) \\ &\leq 8 \cdot \tau \ + \ (4 \cdot \log n + 3) \cdot n \cdot 2^{-2^{\tau}} \cdot \frac{1}{n} + 5 \\ &\leq 8 \cdot (\log n + 2^{d} + 2d) + 6 \ . \end{split}$$

For the Av-measure we choose

$$T := 8 \cdot (\log n + 2^d + 2d) + 5$$

with

$$T^{-1} := \exp \exp \left(\frac{1}{8}(\mathcal{N}-5)-2^d-2d\right)$$
.

This gives

$$\sum_{t} \Pr[time(X) = 8 \cdot t + 5] \cdot \frac{T^{-1}(8t+5)}{n}$$

$$\leq \sum_{t=1}^{\log n} 2^{-t} \exp\left(-\frac{2^{t}}{2^{2d}2^{2d}}\right) \cdot T^{-1}(8 \cdot t + 5)$$

$$\leq \sum_{t=1}^{\log n} 2^{-t} \exp\left(\frac{-2^{t}}{2^{2^{d}+2d}}\right) \exp\left(\frac{2^{t}}{2^{2^{d}+2d}}\right) \leq 1.$$

#### Conclusion 5

The following table summarizes the average case complexity results shown for basic Boolean functions.

function distribution	etime	avtime		
OR uniform	$2 - \frac{1}{2^{n-2}}$	$\Theta(\operatorname{llog} n)$		
OR, AND, EQUAL $\mathcal{D}\mathrm{Depth}(d)$	$\Theta(\min(2^d, \log n))$	$\Theta(\min(\operatorname{llog} n \ + 2^d, \operatorname{log} n))$		
PARITY, MAJORITY uniform	$\Theta(\log n)$	$\Theta(\log n)$		
$\begin{array}{c} \texttt{ADDITION} \\ \mathcal{D} \texttt{Depth}(d) \end{array}$	$rac{\Theta(\min(\operatorname{llog} n + 2^d, \log n))}{2^d}$	$\Theta(\min(\log n + 2^d, \log n))$		
$\frac{\texttt{THRESHOLD}_a^n}{\mathcal{D} \texttt{Depth}(d)}$	$\Theta(\min(\log a + 2^d, \log n))$	$\Theta(\min(\log n + \log a + 2^d, \log n))$		

The upper bounds match the lower bounds in a strong sense. According to the definition it is only required that for each distribution  $\mu$  computable in depth d the average delay complexity is small, that is for each  $\mu$  one can find an average delay efficient circuit. Our construction actually yield a single circuit design that means efficient for all  $\mu$  in  $\mathcal{D}\mathrm{Depth}(d)$  (up to a permutation of the inputs). For the addition we have even obtained a single circuit that is optimal for all d simultaneously.

These new circuit designs may have practical applications since the constant factors are small. Most notably, we have shown that for a large class of distributions the addition can be performed with an average delay of order  $\log n$ . These techniques can also be exploited to design algorithms for parallel machines achieving average time bounds of sublogarithmic order.

By extending these methods we can achieve an optimal average delay for addition and similar prefix problems by circuits of linear size [JRSW93] as it was obtained by Ladner/Fischer for the worst case [LaFi80].

Expected case upper bounds of order  $O(\log n)$  for the addition and other prefix problems have also been obtained by Reif for a different model [Reif93]. He observed that circuit depth  $O(\log n)$  ist sufficient if one allows a small portion of input vectors for which a wrong result will be obtained. Conbining such a circuit with a worst case circuit of depth  $O(\log n)$  that is always correct and using one gate of unbounded fanin a circuit with expected delay  $O(\log n)$  can be constructed. Thus only two cases occur, the optimal averge case behaviour or the worst case. Our circuits dynamically adapt to each specific input and always use not much more than the minimal set of input bits necessary to compute a prefix correctly.

### Acknowledgement

We want to thank Thomas Zeugmann, Maciej Liśkiewicz, Michael Goedecke, Stephan Weis, Ingo Wegener, and Rolf Wiehagen for fruitful discussions, helpful hints and pointers to the literature.

### References

- [BCGL92] S. Ben-David, B. Chor, O. Goldreich, M. Luby, On the Theory of Average Case Complexity, J. CSS 44, 1992, 193-219.
- [DGY89] I. David, R. Ginosar, M. Yoelli, An Efficient Implementation of Boolean Functions and Finite State Machines as Self-Timed Circuits, ACM SIGARCH, 1989, 91-104.
- [Krap78] V. Krapchenko, Depth and Delay in a Network, Soviet Math. Dokl. 19, 1978, 1006-1009.
- [Gure91] Y. Gurevich Average Case Completeness, J. CSS 42, 1991, 346-398.
- [JRSW93] A. Jakoby, R. Reischuk, C. Schindelhauer, S. Weis, The Average Case Complexity of the Parallel Prefix Problem, Technical Report, TH-Darmstadt, 1993, to appear at ICALP, 1994.

- [LaFi80] R. Ladner, M. Fischer, Parallel Prefix Computation, J. ACM 27, 1980, 831-838.
- [LBS93] W. Lam, R. Brayton, A. Sangiovanni-Vincentelli, Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions, ACM/IEEE, Design Automation Conference, 1993, 128-133.
- [Levi86] L. Levin, Average Case Complete Problems, SIAM J. Computing 15, 1986, 285-286.
- [LiVi92] M. Li, P. Vitanyi, Average Case Complexity under the Universal Distribution Equals Worst-Case Complexity, IPL 42, 1992, 145-149.
- [Milt91] P. Miltersen, The Complexity of Malign Ensembles, SIAM. J. Comput. 22, 1993, 147-156.
- [Reif93] J. Reif, Probabilistic Parallel Prefix Computation, Comp. Math. Applic. 26, 1993, 101-110.
- [ReSc93a] R. Reischuk, C. Schindelhauer, Precise Average Case Complexity, Proc. 10. GI-AFCET Symposium on Theoretical Aspects of Computer Science, STACS 1993, Springer Lecture Notes, 650-661.
- [ReSc93b] R. Reischuk, C. Schindelhauer, Precise Average Case Complexity Measures, Technical Report, ICSI Berkeley, TR-93-049, August 1993.